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Direct-current and radio-frequency characterizations of GaAs metal-insulator-semiconductor
field-effect transistors MISFETs with very thin self-assembled organic nanodielectrics SANDs
are presented. The application of SAND on compound semiconductors offers unique opportunities
for high-performance devices. Thus, 1 m gate-length depletion-mode n-channel SAND/GaAs
MISFETs exhibit low gate leakage current densities of 10−2–10−5 A/cm2, a maximum drain current
of 260 mA/mm at 2 V forward gate bias, and a maximum intrinsic transconductance of
127 mS/mm. These devices achieve a current cutoff frequency fT of 10.6 GHz and a maximum
oscillation frequency fmax of 6.9 GHz. Nearly hysteresis-free Ids-Vgs characteristics and low flicker
noise indicate that a high-quality SAND-GaAs interface is achieved. © 2007 American Institute of
Physics. DOI: 10.1063/1.2776013
Replacing conventional Si or strained Si with high-
performance compound semiconductors as conducting chan-
nels is one of the most attractive solutions to push the per-
formance of nanoscale metal-oxide-semiconductor MOS
transistors to the next level. The lack of high-quality and
thermodynamically stable insulators on GaAs or other III-V
compound semiconductors in general has prevented them
from becoming serious competitors to Si complementary
MOS technology. Research on dielectric layers and passiva-
tion suitable for III-V devices has led to an extensive
literature1,2 and includes many approaches. Some of the most
studied techniques include sulfur passivation,3 silicon inter-
face control layer Si ICL,4–6 Ga2O3 generated by
photowashing,7 in situ molecular beam epitaxy MBE
growth of Ga2O3Gd2O3,
8,9 ex situ atomic layer deposition
ALD growth of Al2O3 and HfO2,
10–12 wet oxidation of
InAlP,13 jet vapor deposition14 of Si3N4, and ALD or physi-
cal vapor deposition of HfO2+Si ICL.
15–17
We have previously reported the high-performance
GaAs metal-insulator-semiconductor field-effect transistors
MISFETs fabricated using very thin biomembranelike self-
assembled nanodielectrics SANDs as the insulating layer.18
Nanoscopically well-defined SAND layers have high chemi-
cal and thermal stability, are smooth and adherent, and can
be deposited at room temperature using simple wet chemical
techniques. Moreover, GaAs MISFETs with nanoscale or-
ganic insulators are advantageous over their GaAs metal-
semiconductor field-effect transistor MESFET counterparts
since the organic insulator between gate and channel pre-
vents gate leakage currents. Thin SANDs developed in the
organic thin-film transistor field exhibit excellent insulating
properties with leakage current densities as low as
10−9 A/cm2 with native SiO2 on Si, large capacitances up
to 2500 nF/cm2, and a single-layer dielectric constant k
of 16, enabling low-voltage organic thin-film transistor
functions.19,20 In this letter, we report on detailed direct-
current dc and radio-frequency rf characterizations of
SAND-based GaAs MISFETs. We observe high-quality in-
terface between SAND and GaAs by characterizing low fre-
quency noise with an extracted Hooge constant of 8.6
10−5, and the excellent interface quality is further demon-
strated by the lack of hysteresis in the Ids-Vgs characteristics.
The GaAs MISFET devices reported in this letter em-
ploy an 800 Å Si-doped 41017/cm3 GaAs layer as the
channel and a 1500 Å C-doped 51016/cm3 GaAs buffer
layer on a p+GaAs substrate grown by metal-organic chemi-
cal vapor deposition MOCVD, as illustrated in the inset of
Fig. 1. Device isolation is achieved by oxygen implantation,
followed by activation annealing performed simultaneously
with Ohmic contact formation. Ohmic contacts are formed
by e-beam deposition of Au/Ge/Au/Ni/Au multilayer and a
lift-off process, followed by a 400 °C annealing in a nitrogen
aElectronic mail: yep@purdue.edu
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FIG. 1. Drain current vs gate bias for SAND/GaAs MISFETs at Vds
=3.0 V. Inset: schematic view of a depletion-mode n-channel GaAs MIS-
FET with a self-assembled nanodielectric SAND as the insulating layer.
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atmosphere. NH4OH pretreatment is used to prepare hydro-
philic GaAs surfaces prior to SAND deposition. The SAND
deposition has been described previously.18–20 For gate elec-
trodes, Ti/Au metal deposition is carried out by e-beam
evaporation, followed by lift-off.
The SAND films deposited on hydroxylated GaAs sur-
faces have two thicknesses 5.5 and 16.5 nm. The 16.5 nm
thick SAND film is grown by three successive depositions of
5.5 nm thick SAND. The corresponding gate leakage current
on a MISFET with a gate length of 1 m and a gate width of
100 m is very small, between 10 pA and 10 nA under
Vgs=−4 V– +2 V at Vds=3 V, and is at least six orders of
magnitudes lower than the drain current. The dielectric
strength of this organic film is as high as 6 MV/cm, which is
comparable to that of conventional inorganic gate dielectrics
such as SiO2, Si3N4, or HfO2. The multiple cross-linked
Si–O layers in the SAND nanostructure significantly reduce
the leakage current in the organic insulator and increase its
maximum breakdown strength.19,20 The Ids-Vgs characteris-
tics for 1 m gate-length GaAs MISFETs with 5.5 and
16.6 nm SAND films are shown in Fig. 1. The 800 Å thick
MOCVD GaAs channel layer leads to a maximum drain cur-
rent of 260 mA/mm with pinch-off voltages of −2.6 V for
5.5 nm SAND and −3.7 V for 16.5 nm SAND, respectively.
The pinch-off voltage is defined as the gate bias under Vds
=3 V when Ids0.01 mA/mm. The sheet resistance and
Ohmic contact resistance measured by the transmission
length method are 2.5 k / sq and 1.5  mm, respectively.
The maximum intrinsic transconductance gm is
127 mS/mm for the 5.5 nm SAND MISFET and
101 mS/mm for the 16.5 nm SAND MISFET. The large
transconductance values indicate that the interface trap den-
sities are remarkably low. Note that the transconductance
does not scale with the dielectric thickness because the de-
vices are operating in depletion mode as opposed to surface
channel devices.
Figure 2 shows the typical Ids vs Vgs characteristics when
Vgs is biased from −4.5 to 0.0 V and back to −4.5 V. The
bidirectional gate-bias Vgs sweeps generate a hysteresis re-
sponse indicating some threshold voltage drift. The amount
of voltage shift has a significant dependence on the interface
trap density at the SAND-GaAs interface. The nearly
hysteresis-free response in the Ids vs Vgs curves indicates low
interface trap densities in this material system. The well be-
haved Ids vs Vds is also presented in the inset of Fig. 2. The
calculated channel mobility for the MISFET with 16.5 nm
SAND is 1890 cm2/V s.
To evaluate the interface quality of the present GaAs
MISFETs, we have measured the low frequency noise 1/ f
spectral density of the drain in the transistor linear operating
regime and have extracted the value of Hooge’s constant H.
A low frequency noise was swept in the frequency range
from 1 Hz to 1 KHz with the source terminal grounded. Fig-
ure 3a shows the drain current noise spectrum at a gate
voltage of −3.0 V and drain voltages of 0.1, 0.2, and 0.3 V
in the linear region of the Ids-Vds curve. At a constant gate
bias, the drain current noise spectrum varies as f−, where 
is close to 1 within 8%, and is therefore referred to as the 1/ f
noise. The governing Hooge equation for 1 / f noise in a re-







where SIf is the current spectrum, N is the number of car-
riers, and H is a constant typically 10−3 in bulk materials.
The value of H can be used as a parameter to compare
interface trap densities in devices regardless of the specific
device parameters.22,23 For a MISFET channel operating in





where q is the elementary charge,  is the channel mobility,
and L is the channel length. Combining Eqs. 1 and 2, one
can calculate the current fluctuation in a MISFET operating





Figure 3 shows the measured amplitude of current noise as a
function of drain voltage Vds at 100 Hz. The excess 1 / f cur-
rent noise spectrum of the GaAs MISFET with SAND is
linearly proportional to the drain voltage in the linear regime.
The extracted H is 2.610
−4 for the 16.5 nm SAND-GaAs
MISFET at Vgs=−3 V. Table I shows the H values for the
present SAND-based GaAs MISFETs compared with previ-
ously published data for Si MOSFETs having HfO2 dielectric
and metal gates,24 conventional NEC GaAs MESFETs,22 and
MBE-grown GaAs MESFETs.22 The H value in the present
SAND-based devices is comparable to those of commercial
GaAs MESFET devices and superior to those of HfO2/Si
MOSFETs. This result clearly demonstrates that SAND can
FIG. 2. Current Ids vs Vgs as increasing square and decreasing circle
gating sweeps for a 1 m gate-length GaAs MISFET with a 16.5 nm thick
SAND dielectric layer at Vds=0.3 V. Inset: Ids vs Vds for the same device.
FIG. 3. a Excess 1/ f noise spectra of a SAND-based GaAs MISFET. The
device has 1001 m2 gates and is biased at 0.1, 0.2, and 0.3 V on the
drain and −3.0 V on the gate. b Drain current vs amplitude of current noise
at f =100 Hz and a gate voltage of −3.0 V.
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be utilized as the gate dielectric for high-quality interfaces on
GaAs substrates.
The rf performance of SAND/GaAs MISFETs was also
characterized with cutoff frequencies measured beyond
10 GHz. The rf characteristics are measured in an ambient
environment using 8722D network analyzer and on-wafer
probing techniques. Devices were biased using bias tees and
were measured up to 30 GHz. The rf calibration technique
utilizes multiple averaging with short-open-load-thru stan-
dards. This type of rf measurement can be performed with
sufficient accuracy only if the parasitic components of the
transistor pads are carefully removed from the intrinsic tran-
sistor structure. To obtain the intrinsic cutoff frequency fT
and maximum oscillation frequency fmax of the SAND-
based GaAs MISFETs, S parameters of both device and
probe pads were measured under different bias conditions,
and de-embedding was carried out using the techniques de-
scribed previously.25 The fT and fmax are determined by for-
ward current gain H21 and maximum unilateral transducer
power gain Gu extracted from the S parameters under dif-
ferent bias conditions. Figure 4 shows the maximum fT and
fmax values achieved for a 1 m gate-length GaAs MISFET
device with 5.5 nm thick SAND layer under biases of Vds
=3.0 V and Vgs=0.1 V. A peak fT of 10.6 GHz and a peak
fmax of 6.9 GHz are obtained, as shown in Fig. 4, within the
reasonable frequency response range for 1 m GaAs de-
vices. The inset of Fig. 4 presents the summary of all fT and
fmax obtained as a function of Vgs at Vds=3.0 V.
In conclusion, we have demonstrated the use of SAND
nanodielectrics for high-speed GaAs MISFET devices exhib-
iting excellent transistor characteristics and high-quality in-
terfaces on GaAs substrate. These results suggest good op-
portunities for manipulating the complex GaAs surface
chemistry with unprecedented material options and for using
organic dielectrics for high-performance III-V semiconductor
devices. The SAND process is flexible, low cost, and far
simpler to implement than the previously reported MBE or
ALD dielectric deposition processes.
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FIG. 4. Plot of maximum current gain H21 and maximum unilateral trans-
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